Advantech PCI-1710HG Especificaciones Pagina 144

  • Descarga
  • Añadir a mis manuales
  • Imprimir
  • Pagina
    / 164
  • Tabla de contenidos
  • MARCADORES
  • Valorado. / 5. Basado en revisión del cliente
Vista de pagina 143
134
Counter 1 & 2
Counter 1 and counter 2 of the counter chip are cascaded to create a
32-bit timer for the pacer trigger. A low-to-high edge of counter 2
output (PACER_OUT) will trigger an A/D conversion. At the same
time, you can use this signal as a synchronous signal for other
applications.
Vista de pagina 143
1 2 ... 139 140 141 142 143 144 145 146 147 148 149 ... 163 164

Comentarios a estos manuales

Sin comentarios